### FAIRCHILD

SEMICONDUCTOR

### 74F573 Octal D-Type Latch with 3-STATE Outputs

#### **General Description**

The 74F573 is a high speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable  $(\overline{\text{OE}})$  inputs.

This device is functionally identical to the 74F373 but has different pinouts.


#### Features

- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to 74F373
- 3-STATE outputs for bus interfacing
- Guaranteed 4000V minimum ESD protection

### **Ordering Code:**

Order Number	Package Number	Package Description				
74F573SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide				
74F573SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
74F573PC N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide						
Devices also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.				

#### **Logic Symbols**



#### Connection Diagram

		$\overline{\mathbf{x}}$		
ŌĒ —	1	$\bigcirc$	20	-v <sub>cc</sub>
D <sub>0</sub> —	2		19	- 0 <sub>0</sub>
D <sub>1</sub> -	3		18	-0 <sub>1</sub>
D <sub>2</sub> -	4		17	-0 <sub>2</sub>
D3 -	5		16	-0 <sub>3</sub>
D₄ —	6		15	<b>−</b> 0₄
D <sub>5</sub> —	7		14	-0 <sub>5</sub>
D <sub>6</sub> —	8		13	-0 <sub>6</sub>
D7 -	9		12	-0 <sub>7</sub>
GND -	10		11	-LE
				I

© 2000 Fairchild Semiconductor Corporation DS009566

74F573

#### **Unit Loading/Fan Out**

Pin Names	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
D <sub>0</sub> -D <sub>7</sub>	Data Inputs	1.0/1.0	20 μA/–0.6 mA	
LE	Latch Enable Input (Active HIGH)	1.0/1.0	20 μA/–0.6 mA	
OE	3-STATE Output Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA	
O <sub>0</sub> -O <sub>7</sub>	3-STATE Latch Outputs	150/40(33.3)	–3 mA/24 mA (20 mA)	

#### **Functional Description**

The 74F573 contains eight D-type latches with 3-state output buffers. When the Latch Enable (LE) input is HIGH, data on the  $D_n$  inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-state buffers are controlled by the Output Enable (OE) input. When OE is LOW, the buffers are in the bistate mode. When OE is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

#### w data into the latches.


#### **Function Table**

	Inputs				
OE	LE	D	0		
L	Н	Н	Н		
L	н	L	L		
L	L	Х	O <sub>0</sub>		
н	Х	Х	Z		

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

 $O_0 =$  Value stored from previous clock cycle



#### Absolute Maximum Ratings(Note 1)

	-
Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	–0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)
ESD Last Passing Voltage (Min)	4000V

# Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage 74F573

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


### **DC Electrical Characteristics**


Symbol	Parameter		Min	Тур	Max	Units	V <sub>cc</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5					I <sub>OH</sub> = -1 mA
	Voltage	10% V <sub>CC</sub>	2.4			v	Min	$I_{OH} = -3 \text{ mA}$
		5% V <sub>CC</sub>	2.7			v	IVIIII	$I_{OH} = -1 \text{ mA}$
		5% V <sub>CC</sub>	2.7					$I_{OH} = -3 \text{ mA}$
V <sub>OL</sub>	Output LOW	10% V <sub>CC</sub>			0.5	v	Min	1 04 m4
	Voltage				0.5	v	IVIIN	I <sub>OL</sub> = 24 mA
IIH	Input HIGH				20.0		Max	V 0.7V
	Current				5.0	μA	IVIAX	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current				7.0			V 7.0V
	Breakdown Test				7.0	μA	Max	V <sub>IN</sub> = 7.0V
ICEX	Output HIGH				50		Max	V V
	Leakage Current				50	μA	IVIAX	$V_{OUT} = V_{CC}$
V <sub>ID</sub>	Input Leakage		4.75			V	0.0	I <sub>ID</sub> = 1.9 μA
	Test		4.75			v	0.0	All Other Pins Grounded
l <sub>OD</sub>	Output Leakage				0.75			V <sub>IOD</sub> = 150 mV
	Circuit Current				3.75	μA	0.0	All Other Pins Grounded
Ι <sub>ΙL</sub>	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$
I <sub>OZH</sub>	Output Leakage Current				50	μA	Max	$V_{OUT} = 2.7V$
I <sub>OZL</sub>	Output Leakage Current				-50	μA	Max	$V_{OUT} = 0.5V$
I <sub>OS</sub>	Output Short-Circuit Current		-60		-150	mA	Max	V <sub>OUT</sub> = 0V
I <sub>ZZ</sub>	Bus Drainage Test				500	μA	0.0V	V <sub>OUT</sub> = 5.25V
I <sub>CCL</sub>	Power Supply Current			35	55	mA	Max	$V_0 = LOW$
I <sub>CCZ</sub>	Power Supply Current			35	55	mA	Max	$V_{\Omega} = HIGH Z$


		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$		T <sub>A</sub> = 0°C to +70°C V <sub>CC</sub> = +5.0V		Units
Symbol	Parameter		C <sub>L</sub> = 50 pF			C <sub>L</sub> = 50 pF		C <sub>L</sub> = 50 pF	
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	3.0	5.3	7.0	3.0	9.0	3.0	8.0	
t <sub>PHL</sub>	D <sub>n</sub> to O <sub>n</sub>	2.0	3.7	6.0	2.0	7.0	2.0	6.5	ns
t <sub>PLH</sub>	Propagation Delay	5.0	9.0	11.0	5.0	13.5	5.0	12.0	
t <sub>PHL</sub>	LE to O <sub>n</sub>	3.0	5.2	7.0	3.0	7.5	3.0	7.0	ns
t <sub>PZH</sub>	Output Enable Time	2.0	5.0	8.0	2.0	10.0	2.0	9.0	
t <sub>PZL</sub>		2.0	5.6	8.5	2.0	10.0	2.0	9.5	
t <sub>PHZ</sub>	Output Disable Time	1.5	4.5	5.5	1.5	7.0	1.5	6.5	ns
t <sub>PLZ</sub>		1.5	3.8	5.5	1.5	5.5	1.5	5.5	

## AC Operating Requirements

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$		$T_A = 0^\circ C \text{ to } +70^\circ C$ $V_{CC} = +5.0V$		Units
		Min	Max	Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	2.0		2.0		2.0		
t <sub>S</sub> (L)	D <sub>n</sub> to LE	2.0		2.0		2.0		
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	3.0		3.0		3.0		ns
t <sub>H</sub> (L)	D <sub>n</sub> to LE	3.5		4.0		3.5		
t <sub>W</sub> (H)	LE Pulse Width, HIGH	4.0		4.0		4.0		ns







<sup>74</sup>F573 Octal D-Type Latch with 3-STATE Outputs